Adiabatic Circuits for Power-Constrained Cryptographic Computations
Raghav, H. 2018. Adiabatic Circuits for Power-Constrained Cryptographic Computations. PhD thesis University of Westminster Computer Science and Engineering
Raghav, H. 2018. Adiabatic Circuits for Power-Constrained Cryptographic Computations. PhD thesis University of Westminster Computer Science and Engineering
Title | Adiabatic Circuits for Power-Constrained Cryptographic Computations |
---|---|
Type | PhD thesis |
Authors | Raghav, H. |
Abstract | This thesis tackles the need for ultra-low power operation in power-constrained cryptographic computations. An example of such an application could be smartcards. One of the techniques which has proven to have the potential of rendering ultra-low power operation is ‘Adiabatic Logic Technique’. However, the adiabatic circuits has associated challenges due to high energy dissipation of the Power-Clock Generator (PCG) and complexity of the multi-phase power-clocking scheme. Energy efficiency of the adiabatic system is often degraded due to the high energy dissipation of the PCG. In this thesis, nstep charging strategy using tank capacitors is considered for the power-clock generation and several design rules and trade-offs between the circuit complexity and energy efficiency of the PCG using n-step charging circuits have been proposed. |
Year | 2018 |
File | |
Publication dates | |
Published | Jan 2018 |