|Title||C-slow retimed parallel histogram architectures for consumer imaging devices|
|Authors||Cadenas, O., Sherratt, R.S., Huerta, P., Wen-Chung, K. and Megson, G.M.|
A parallel pipelined array of cells suitable for real-time computation of histograms is proposed. The cell architecture builds on previous work obtained via C-slow retiming techniques and can be clocked at 65 percent faster frequency than previous arrays. The new arrays can be exploited for higher throughput particularly when dual data rate sampling techniques are used to operate on single streams of data from image sensors. In this way, the new cell operates on a p-bit data bus which is more convenient for interfacing to camera sensors or to microprocessors in consumer digital cameras.
|Journal||IEEE Transactions on Consumer Electronics|
|Journal citation||59 (2), pp. 291-295|
|Digital Object Identifier (DOI)||https://doi.org/10.1109/TCE.2013.6531108|