Title | Efficient operator pipelining in a bit serial genetic algorithm engine |
---|
Authors | Bland, I.M. and Megson, G.M. |
---|
Abstract | The authors propose a bit serial pipeline used to perform the genetic operators in a hardware genetic algorithm. The bit-serial nature of the dataflow allows the operators to be pipelined, resulting in an architecture which is area efficient, easily scaled and is independent of the lengths of the chromosomes. An FPGA implementation of the device achieves a throughput of >25 million genes per second. |
---|
Keywords | Field programmable gate arrays, genetic algorithms, pipeline processing, systolic arrays, FPGA implementation architecture, bit serial genetic algorithm engine, bit serial pipeline, operator pipelining |
---|
Journal | Electronics Letters |
---|
Journal citation | 33 (12), pp. 1026-1028 |
---|
ISSN | 0013-5194 |
---|
Year | 1997 |
---|
Publisher | Institution of Engineering and Technology (IET) |
---|
Digital Object Identifier (DOI) | https://doi.org/10.1049/el:19970723 |
---|
Web address (URL) | http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=588417&isnumber=12956 |
---|
Publication dates |
---|
Published | 05 Jun 1997 |
---|