| Chapter title | Improving mW/MHz ratio in FPGAs pipelined designs |
|---|
| Authors | Cadenas, O. and Megson, G.M. |
|---|
| Editors | Edwards, M. |
|---|
| Abstract | This paper presents a simple clocking technique to migrate classical synchronous pipelined designs to a synchronous functional-equivalent alternative system in the context of FPGAs. When the new pipelined design runs at the same throughput of the original design, around 30% better mW/MHz ratio was observed in Virtex-based FPGA circuits. The evaluation is done using a simple but representative and practical systolic design as an example. The technique in essence is a simple replacement of the clocking mechanism for the pipe-storage elements; however no extra design effort is needed. The results show that the proposed technique allows immediate power and area-time savings of existing designs rather than exploring potential benefits by a new logic design to the problem using the classic pipeline clocking mechanism. |
|---|
| Keywords | field programmable gate arrays, logic design, systolic arrays, FPGAs pipelined designs, Virtex-based FPGA circuits, clocking technique, logic design, mW/MHz ratio, synchronous functional-equivalent alternative system, systolic design |
|---|
| Book title | Euromicro symposium on digital system design: architectures, methods and tools: proccedings. |
|---|
| Page range | 276-282 |
|---|
| Year | 2002 |
|---|
| Publisher | IEEE |
|---|
| Publication dates |
|---|
| Published | 2002 |
|---|
| ISBN | 0769517900 |
|---|
| Digital Object Identifier (DOI) | https://doi.org/10.1109/DSD.2002.1115379 |
|---|