| Title | Adiabatic Flip-Flops and Sequential Circuit Design using Novel Resettable Adiabatic Buffers |
|---|
| Authors | Maheshwari, S., Bartlett, V. and Kale, I. |
|---|
| Type | Conference paper |
|---|
| Abstract | We propose novel resettable adiabatic buffers for five adiabatic logic families namely; Efficient Adiabatic Charge Recovery Logic (EACRL), Improved Efficient Charge Recovery Logic (IECRL), Positive Feedback Adiabatic Logic (PFAL), Complementary Pass-transistor Adiabatic Logic (CPAL) and Clocked Adiabatic Logic (CAL). We present the design of resettable flip-flops using the proposed buffers. The proposed flip-flops alleviate the problem of increased energy and area consumption incurred by the existing mux-based resettable flip-flops. We then design the 3-bit up-down counters and extended our comparison beyond energy dissipation using the above five adiabatic logic families. PFAL based sequential circuit designs gives the best performance trade-offs in terms of complexity, energy, speed and area compared to the other adiabatic designs. |
|---|
| Keywords | adiabatic logic; energy consumption; flip-flop; performance; power-clocking scheme. |
|---|
| Year | 2017 |
|---|
| Conference | 23rd European Conference on Circuit Theory and Design |
|---|
| Publisher | IEEE |
|---|
| Accepted author manuscript | |
|---|
| Publication dates |
|---|
| Published | 02 Nov 2017 |
|---|
| ISSN | 2474-9672 |
|---|
| Book title | Proceedings of the 23rd European Conference on Circuit Theory and Design, 4-6 September 2017, Catania, Italy |
|---|
| ISBN | 9781538639740 |
|---|
| Digital Object Identifier (DOI) | https://doi.org/10.1109/ECCTD.2017.8093257 |
|---|
| Web address (URL) | http://ieeexplore.ieee.org/document/8093257/ |
|---|